SOC Implementation Lead - MTS Silicon Design Engineer Job Listing at AMD in Bengaluru, KA (Job ID 55745-en-us)

Description

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

MTS SILICON DESIGN ENGINEER  

THE ROLE: 

The focus of this role will involve driving the physical design flow from floor planning through final sign-off, collaborating closely with cross-functional teams to meet stringent power, performance, and area (PPA) targets.

THE PERSON:  

As the SoC Subsystem Physical Design Lead, you will lead the physical design and implementation of critical subsystems within advanced SOC designs.. This position requires deep technical expertise in physical design methodologies and tools, as well as the ability to lead and mentor a team of physical design engineers. 

KEY RESPONSIBILITIES:  

• Own the physical design implementation of SoC subsystems, including floor planning, placement, clock tree synthesis (CTS), routing, and optimization to meet PPA goals.
• Work closely with RTL, DFT and IP teams to ensure seamless subsystem integration and resolve physical design issues that impact overall system performance.
• Collaborate with the Full Chip physical verification team to resolve DRC, LVS, and antenna rule violations, ensuring compliance with top level
• Lead clock tree synthesis, manage clock skew, insertion delay, and ensure timing closure across all corners and modes. Address timing violations and signal integrity issues.
• Implement power-saving techniques, such as power gating, multi-voltage domains, and clock gating, to achieve low-power targets while maintaining performance.
• Develop and optimize custom scripts in Tcl, Perl, or Python to streamline physical design tasks and improve workflow efficiency.
• Mentor and guide junior physical design engineers, sharing best practices and providing technical guidance to improve team efficiency and expertise.

PREFERRED EXPERIENCE:  

• Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team.
• In-depth knowledge of floor planning, power planning, PNR and signoff checks
• Strong experience in static timing analysis (STA), timing closure, and signal integrity.
• Expertise in power optimization techniques, Upf, including clock gating and multi-voltage domain design
• Proficiency in physical design tools, such as Synopsys ICC2, Primetime, Calibre, Redhawk-SC
• Scripting skills in Tcl, Python, or Perl to enhance automation and streamline physical design tasks.
• Familiarity with DRC, LVS, and other physical verification processes.

ACADEMIC CREDENTIALS:  

• Bachelors or Masters degree in computer engineering/Electrical Engineering.
•  

#LI-PM2

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.